I am a verification engineer and AI/bioinformatics researcher focusing on UVM/SystemVerilog–based verification and language-modeling–driven de novo protein design (ProGen/ProGen2, GO-embedding workflows). I enjoy building end-to-end automation pipelines and combining hardware verification with bioinformatics.
Search for Seyit Semih Yiğitarslan's papers on the Research page